

30

1 ~~100~~. (twice amended) An integrated circuit device comprising:
2 input receiver circuitry to sample an operation code
3 synchronously with respect to a first transition of an external clock
4 signal, the operation code specifying a read operation; and
5 output driver circuitry to output data in response to the
6 operation code, wherein:
7 the output driver circuitry outputs a first portion of data
8 in response to a rising edge transition of the external clock
9 signal; and
10 the output driver circuitry outputs a second portion of data
11 in response to a falling edge transition of the external clock
12 signal.